

ASIC Engineer, Physical Design
Location
Sunnyvale, CA
Level
Full-Time
Department
Software Development
Type
Salary
Job Description
Posted on:
2025-02-14
Responsibilities
- Develop and own physical design implementation of multi-hierarchy designs.
- Resolve design and flow issues and drive execution.
- Deliver physical design of end-to-end IP or ASIC/SoC integration.
- Collaborate with the RTL design team to address physical aspects early in the design cycle.
- Automate and improve throughput using EDA tool-based programming.
- Interact with tool vendors for tool improvements and evaluations.
- Drive logic/physical synthesis and generate optimized Gate level Netlist.
Job Requirements
- Bachelor's degree in Computer Science, Computer Engineering, or relevant field.
- Programming/scripting skills in TCL, Python, or Shell.
- Knowledge of geometry/process/device technology implications.
- Familiarity with Computer Architecture, Digital Design, or VLSI Design.
- Understanding of RTL2GDSII flow and CMOS Technology.
- Must obtain and maintain work authorization.
- Preferred knowledge of Verilog, VHDL, and experience with Logic Synthesis.